3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
yosys/tests/arch/ice40
whitequark 081d9318bc ecp5: add support for both 1364.1 and LSE RAM/ROM attributes.
This commit tries to carefully follow the documented behavior of LSE
and Synplify. It will use `syn_ramstyle` attribute if there are any
write ports, and `syn_romstyle` attribute otherwise.
  * LSE supports both `syn_ramstyle` and `syn_romstyle`.
  * Synplify only supports `syn_ramstyle`, with same values as LSE.
  * Synplify also supports `syn_rw_conflict_logic`, which is not
    documented as supported for LSE.

Limitations of the Yosys implementation:
  * LSE/Synplify support `syn_ramstyle="block_ram,no_rw_check"`
    syntax to turn off insertion of transparency logic. There is
    currently no way to support multiple valued attributes in
    memory_bram. It is also not clear if that is a good idea, since
    it can cause sim/synth mismatches.
  * LSE/Synplify/1364.1 support block ROM inference from full case
    statements. Yosys does not currently perform this transformation.
  * LSE/Synplify propagate `syn_ramstyle`/`syn_romstyle` attributes
    from the module to the inner memories. There is currently no way
    to do this in Yosys (attrmvcp only works on cells and wires).
2020-02-06 16:52:51 +00:00
..
.gitignore Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
add_sub.ys Share common tests 2019-10-18 12:19:59 +02:00
adffs.ys Share common tests 2019-10-18 12:19:59 +02:00
bug1597.ys Import tests from #1628 2020-01-27 13:56:16 -08:00
bug1598.ys Add #1598 testcase 2019-12-27 16:44:57 -08:00
bug1626.ys Add #1626 testcase 2020-01-12 15:21:26 -08:00
bug1644.il.gz Add #1644 testcase 2020-01-17 15:57:52 -08:00
bug1644.ys Add #1644 testcase 2020-01-17 15:57:52 -08:00
counter.ys Call equiv_opt with -multiclock and -assert 2019-12-31 18:39:32 -08:00
dffs.ys Share common tests 2019-10-18 12:19:59 +02:00
dpram.v Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
dpram.ys Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
fsm.ys Fixed tests 2019-11-11 15:41:33 +01:00
ice40_dsp.ys ice40_dsp: add test 2020-01-17 15:38:26 -08:00
ice40_opt.ys Import tests from #1628 2020-01-27 13:56:16 -08:00
ice40_wrapcarry.ys ice40_wrapcarry to really preserve attributes via -unwrap option 2019-12-09 11:48:28 -08:00
latches.ys Share common tests 2019-10-18 12:19:59 +02:00
logic.ys Share common tests 2019-10-18 12:19:59 +02:00
macc.v Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
macc.ys Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
memories.ys ecp5: add support for both 1364.1 and LSE RAM/ROM attributes. 2020-02-06 16:52:51 +00:00
mul.ys Fix warnings 2019-12-31 18:40:11 -08:00
mux.ys Share common tests 2019-10-18 12:19:59 +02:00
rom.v Revert insertion of 'reg', leave note behind 2020-01-01 09:05:46 -08:00
rom.ys Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
run-test.sh Fix path to yosys 2019-10-18 11:12:03 +02:00
shifter.ys Share common tests 2019-10-18 12:19:59 +02:00
tribuf.ys Share common tests 2019-10-18 12:19:59 +02:00