This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-25 17:51:24 +00:00
Code
Activity
080f95f933
yosys
/
frontends
History
Ruben Undheim
545bcb37e8
Allow defining input ports as "input logic" in SystemVerilog
2016-06-20 20:16:37 +02:00
..
ast
blif
ilang
liberty
verific
verilog
vhdl2verilog