mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-28 18:29:25 +00:00
33 lines
725 B
Verilog
33 lines
725 B
Verilog
module demo_001(y1, y2, y3, y4);
|
|
output [7:0] y1, y2, y3, y4;
|
|
|
|
localparam [7:0] p1 = 123.45;
|
|
localparam real p2 = 123.45;
|
|
localparam real p3 = 123;
|
|
localparam p4 = 123.45;
|
|
|
|
assign y1 = p1 + 0.2;
|
|
assign y2 = p2 + 0.2;
|
|
assign y3 = p3 + 0.2;
|
|
assign y4 = p4 + 0.2;
|
|
endmodule
|
|
|
|
module demo_002(y0, y1, y2, y3);
|
|
output [63:0] y0, y1, y2, y3;
|
|
|
|
assign y0 = 1'bx >= (-1 * -1.17);
|
|
assign y1 = 1 ? 1 ? -1 : 'd0 : 0.0;
|
|
assign y2 = 1 ? -1 : 1 ? 'd0 : 0.0;
|
|
assign y3 = 1 ? -1 : 'd0;
|
|
endmodule
|
|
|
|
module demo_003(output A, B);
|
|
parameter real p = 0;
|
|
assign A = (p==1.0);
|
|
assign B = (p!="1.000000");
|
|
endmodule
|
|
|
|
module demo_004(output A, B, C, D);
|
|
demo_003 #(1.0) demo_real (A, B);
|
|
demo_003 #(1) demo_int (C, D);
|
|
endmodule
|