This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-07-29 18:33:49 +00:00
Code
Activity
05cdd58c8d
yosys
/
techlibs
History
Clifford Wolf
05cdd58c8d
Add $_ANDNOT_ and $_ORNOT_ gates
2017-05-17 09:08:29 +02:00
..
altera_intel
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
common
Add $_ANDNOT_ and $_ORNOT_ gates
2017-05-17 09:08:29 +02:00
gowin
Indenting fixes in gowin sim cell lib
2016-11-08 18:54:00 +01:00
greenpak4
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
ice40
xilinx
.gitignore