mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-15 03:35:40 +00:00
57 lines
1 KiB
Text
57 lines
1 KiB
Text
read_rtlil <<EOT
|
|
module \top
|
|
wire width 2 input 1 \a
|
|
wire width 2 input 2 \b
|
|
wire width 2 input 3 \c
|
|
wire input 4 \sel
|
|
wire \eq0_y
|
|
wire \eq1_y
|
|
wire width 2 \mux0_y
|
|
wire width 2 output 5 \y
|
|
|
|
cell $eq \eq0
|
|
parameter \A_SIGNED 0
|
|
parameter \A_WIDTH 1
|
|
parameter \B_SIGNED 0
|
|
parameter \B_WIDTH 1
|
|
parameter \Y_WIDTH 1
|
|
connect \A \sel
|
|
connect \B 1'0
|
|
connect \Y \eq0_y
|
|
end
|
|
|
|
cell $eq \eq1
|
|
parameter \A_SIGNED 0
|
|
parameter \A_WIDTH 1
|
|
parameter \B_SIGNED 0
|
|
parameter \B_WIDTH 1
|
|
parameter \Y_WIDTH 1
|
|
connect \A \sel
|
|
connect \B 1'1
|
|
connect \Y \eq1_y
|
|
end
|
|
|
|
attribute \src "muxpack_src_a"
|
|
cell $mux \mux0
|
|
parameter \WIDTH 2
|
|
connect \A \a
|
|
connect \B \b
|
|
connect \S \eq0_y
|
|
connect \Y \mux0_y
|
|
end
|
|
|
|
attribute \src "muxpack_src_b"
|
|
cell $mux \mux1
|
|
parameter \WIDTH 2
|
|
connect \A \mux0_y
|
|
connect \B \c
|
|
connect \S \eq1_y
|
|
connect \Y \y
|
|
end
|
|
end
|
|
EOT
|
|
|
|
muxpack
|
|
|
|
select -assert-count 1 t:$pmux
|
|
select -assert-count 1 t:$pmux a:src=muxpack_src_b|muxpack_src_a %i
|