mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-08 20:21:25 +00:00
8 lines
108 B
Verilog
8 lines
108 B
Verilog
module tristate (en, i, o);
|
|
input en;
|
|
input i;
|
|
output o;
|
|
|
|
assign o = en ? i : 1'bz;
|
|
|
|
endmodule
|