mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity
yosys/backends/verilog
History
Marcelina Kościelnicka 055ba748bc backends/verilog: Add support for memory read port reset and init value.
2021-05-27 23:47:42 +02:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc backends/verilog: Add support for memory read port reset and init value. 2021-05-27 23:47:42 +02:00