mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-05 05:49:15 +00:00
Code Activity
yosys/tests/arch
History
Emil J. Tywoniak 054de3c236 tests: remove unstable FPGA synthesis result checks
2025-10-21 21:21:05 +00:00
..
anlogic Disable flaky arch/anlogic/mux test 2025-09-09 10:04:08 +12:00
common tests: fix blockrom.v driver conflict 2024-12-02 16:56:42 +01:00
ecp5 Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
efinix Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
fabulous Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
gatemate Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
gowin gowin: fix test 2025-09-23 20:03:50 +02:00
ice40 Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
intel_alm Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
machxo2 Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
microchip Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
nanoxplore Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
nexus Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00
quicklogic tests: remove unstable FPGA synthesis result checks 2025-10-21 21:21:05 +00:00
xilinx tests: remove unstable FPGA synthesis result checks 2025-10-21 21:21:05 +00:00
run-test.sh Enable SV for localparam use by Efinix cell_sim 2024-04-08 12:45:43 +02:00