3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-27 06:26:36 +00:00
yosys/techlibs/intel
2024-03-19 01:31:36 +01:00
..
common
cyclone10lp
cycloneiv
cycloneive
max10 Removed SystemVerilog module end label 2024-03-19 01:31:36 +01:00
Makefile.inc
synth_intel.cc