mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
10 lines
134 B
Verilog
10 lines
134 B
Verilog
module test(input in, output reg [1:0] out);
|
|
|
|
always @(in)
|
|
begin
|
|
out = in;
|
|
out = out + in;
|
|
end
|
|
|
|
endmodule
|