mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
10 lines
134 B
Verilog
10 lines
134 B
Verilog
`define parvez ahmad
|
|
`define WIRE wire
|
|
`define TEN 10
|
|
|
|
module `parvez();
|
|
parameter param = `TEN;
|
|
`WIRE w;
|
|
assign w = `TEN;
|
|
endmodule
|