yosys/tests/hana/test_parser_constructs_module_basic1_test.v at 03ef9a75c64f79596d6c931a1401184c33f9346b - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00

Clifford Wolf 7764d0ba1d initial import

2013-01-05 11:13:26 +01:00

3 lines

23 B

Verilog

Raw Blame History

	`module test;`
	`endmodule`