mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
6 lines
122 B
Verilog
6 lines
122 B
Verilog
module test(output out, input in, output [31:0] vout, input [31:0] vin);
|
|
|
|
assign out = -in;
|
|
assign vout = -vin;
|
|
endmodule
|