mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
10 lines
141 B
Verilog
10 lines
141 B
Verilog
module buffer(in, out, vin, vout);
|
|
input in;
|
|
output out;
|
|
input [1:0] vin;
|
|
output [1:0] vout;
|
|
|
|
assign out = in;
|
|
assign vout = vin;
|
|
endmodule
|