mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
6 lines
120 B
Verilog
6 lines
120 B
Verilog
module test(output out, input in, output [1:0] vout, input [1:0] vin);
|
|
|
|
assign out = ~in;
|
|
assign vout = ~vin;
|
|
endmodule
|