mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
10 lines
131 B
Verilog
10 lines
131 B
Verilog
module test(en, in, out);
|
|
input en;
|
|
input [1:0] in;
|
|
output reg [2:0] out;
|
|
|
|
always @ (en or in)
|
|
if(en)
|
|
out = in + 1;
|
|
endmodule
|