mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
8 lines
128 B
Verilog
8 lines
128 B
Verilog
module inc(clock, counter);
|
|
|
|
input clock;
|
|
output reg [3:0] counter;
|
|
always @(posedge clock)
|
|
counter <= counter + 1;
|
|
endmodule
|