mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
10 lines
100 B
Verilog
10 lines
100 B
Verilog
module test(a, b, c);
|
|
input b, c;
|
|
output reg a;
|
|
|
|
always @(b or c) begin
|
|
a = b;
|
|
a = c;
|
|
end
|
|
endmodule
|