mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
11 lines
146 B
Verilog
11 lines
146 B
Verilog
module test (in1, in2, out);
|
|
input in1, in2;
|
|
output reg out;
|
|
|
|
always @ ( in1 or in2)
|
|
if(in1 > in2)
|
|
out = in1;
|
|
else
|
|
out = in2;
|
|
endmodule
|