mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
34 lines
882 B
Plaintext
34 lines
882 B
Plaintext
read_verilog latches.v
|
|
design -save read
|
|
|
|
proc
|
|
hierarchy -top latchp
|
|
# Can't run any sort of equivalence check because latches are blown to LUTs
|
|
synth_anlogic
|
|
cd latchp # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:AL_MAP_LUT3
|
|
|
|
select -assert-none t:AL_MAP_LUT3 %% t:* %D
|
|
|
|
|
|
design -load read
|
|
proc
|
|
hierarchy -top latchn
|
|
# Can't run any sort of equivalence check because latches are blown to LUTs
|
|
synth_anlogic
|
|
cd latchn # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:AL_MAP_LUT3
|
|
|
|
select -assert-none t:AL_MAP_LUT3 %% t:* %D
|
|
|
|
|
|
design -load read
|
|
proc
|
|
hierarchy -top latchsr
|
|
# Can't run any sort of equivalence check because latches are blown to LUTs
|
|
synth_anlogic
|
|
cd latchsr # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:AL_MAP_LUT5
|
|
|
|
select -assert-none t:AL_MAP_LUT5 %% t:* %D
|