This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-10-31 03:32:29 +00:00
Code
Activity
039f4f48d5
yosys
/
passes
History
Marcelina Kościelnicka
039f4f48d5
memory_memx: Use Mem helper.
2021-05-22 22:31:07 +02:00
..
cmds
kernel/rtlil: Extract some helpers for checking memory cell types.
2021-05-22 21:43:00 +02:00
equiv
equiv: Suggest running async2sync or clk2fflogic where appropriate.
2021-03-30 18:20:21 +02:00
fsm
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
hierarchy
Sign extend port connections where necessary
2020-12-18 20:33:14 -07:00
memory
memory_memx: Use Mem helper.
2021-05-22 22:31:07 +02:00
opt
opt_dff: Fix NOT gates wired in reverse.
2021-05-04 21:03:40 +02:00
pmgen
Add _pm.h files to GENLIST, fixes vcxsrc target
2021-03-11 15:56:32 +01:00
proc
proc_arst: Add special-casing of clock signal in conditionals.
2021-03-15 17:17:29 +01:00
sat
kernel/rtlil: Extract some helpers for checking memory cell types.
2021-05-22 21:43:00 +02:00
techmap
kernel/rtlil: Extract some helpers for checking memory cell types.
2021-05-22 21:43:00 +02:00
tests
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00