mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-30 05:46:32 +00:00
5f53410db7
Recurse over memory dimensions once, doing both our min/max address checking and parsing out the initval. This also avoids problems with negative numbers (if `a < b` and one or both are negative, `a` might be the intended `max_addr_chunk`). Fix sub addressing, where we use some but not all of the current dimension's bits. |
||
|---|---|---|
| .. | ||
| aiger | ||
| aiger2 | ||
| ast | ||
| blif | ||
| json | ||
| liberty | ||
| rpc | ||
| rtlil | ||
| verific | ||
| verilog | ||