yosys/tests/sat/initval.ys at 02ba85b13302f0d20f6b51cc7fdff2fb953421df - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2026-01-21 17:44:45 +00:00

Clifford Wolf 3b52121d32 now ignore init attributes on non-register wires in sat command

2014-07-05 11:18:38 +02:00

4 lines

62 B

Text

Raw Blame History

 read_verilog -sv initval.v
 proc;;
 sat -seq 10 -prove-asserts