mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
18806f1ef6
Also properly skip read ports with init value or reset when not making use of make_outreg. Proper support for matching those will land later.
19 lines
596 B
Text
19 lines
596 B
Text
read_verilog ../common/lutram.v
|
|
hierarchy -top lutram_1w1r
|
|
proc
|
|
memory -nomap
|
|
equiv_opt -run :prove -map +/ecp5/cells_sim.v synth_ecp5
|
|
memory
|
|
opt -full
|
|
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
|
sat -verify -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter
|
|
|
|
design -load postopt
|
|
cd lutram_1w1r
|
|
select -assert-count 8 t:L6MUX21
|
|
select -assert-count 36 t:LUT4
|
|
select -assert-count 16 t:PFUMX
|
|
select -assert-count 8 t:TRELLIS_DPR16X4
|
|
select -assert-count 8 t:TRELLIS_FF
|
|
select -assert-none t:L6MUX21 t:LUT4 t:PFUMX t:TRELLIS_DPR16X4 t:TRELLIS_FF %% t:* %D
|