mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 11:42:30 +00:00
794cec0016
Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a simple rocket-chip design.
25 lines
395 B
Bash
25 lines
395 B
Bash
#!/bin/bash
|
|
set -ex
|
|
|
|
cd ../../
|
|
make
|
|
cd backends/firrtl
|
|
|
|
../../yosys -q -p 'prep -nordff; write_firrtl test.fir' $1
|
|
|
|
firrtl -i test.fir -o test_out.v -ll Info
|
|
|
|
../../yosys -p "
|
|
read_verilog $1
|
|
rename Top gold
|
|
|
|
read_verilog test_out.v
|
|
rename Top gate
|
|
|
|
prep
|
|
memory_map
|
|
miter -equiv -flatten gold gate miter
|
|
hierarchy -top miter
|
|
|
|
sat -verify -prove trigger 0 -set-init-zero -seq 10 miter
|
|
"
|