mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
10 lines
182 B
Systemverilog
10 lines
182 B
Systemverilog
module foo #(parameter [1:0] a) (output [1:0] o);
|
|
assign o = a;
|
|
endmodule
|
|
|
|
module top(output [1:0] o);
|
|
foo #(2'b0x) foo(o);
|
|
always_comb begin
|
|
assert(o == 2'b00);
|
|
end
|
|
endmodule
|