3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-09 18:40:53 +00:00
yosys/techlibs/ecp5
Eddie Hung f03e2c30aa
abc9: replace cell type/parameters if derived type already processed (#2991)
* Add close bracket

* Add testcase

* Replace cell type/param if in unmap_design

* Improve abc9_box error message too

* Update comment as per review
2021-09-09 10:05:55 -07:00
..
tests
.gitignore
arith_map.v Use HTTPS for website links, gatecat email 2021-06-09 12:16:56 +02:00
brams.txt [ECP5] fix wrong link for syn_* attributes description (#2984) 2021-08-29 11:45:23 +02:00
brams_connect.py
brams_init.py
brams_map.v remove unused parameters 2020-03-06 16:45:36 +01:00
cells_bb.v Add DLLDELD 2021-08-22 18:48:44 +02:00
cells_ff.vh Fix bitwidth mismatch; suppresses iverilog warning 2019-12-11 13:02:07 -08:00
cells_io.vh
cells_map.v ecp5: Use dfflegalize. 2020-07-05 18:49:41 +02:00
cells_sim.v ecp5: TRELLIS_FF bypass path only in async mode 2020-05-14 10:33:56 -07:00
dsp_map.v ecp5: Force SIGNED ports to be 1 bit 2020-04-16 16:38:19 +01:00
ecp5_gsr.cc Use HTTPS for website links, gatecat email 2021-06-09 12:16:56 +02:00
latches_map.v
lutrams.txt [ECP5] fix wrong link for syn_* attributes description (#2984) 2021-08-29 11:45:23 +02:00
lutrams_map.v
Makefile.inc ecp5: Use dfflegalize. 2020-07-05 18:49:41 +02:00
synth_ecp5.cc abc9: replace cell type/parameters if derived type already processed (#2991) 2021-09-09 10:05:55 -07:00