3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-16 05:45:47 +00:00
yosys/tests/arch/xilinx/bug3670.ys
2026-06-12 15:27:48 +02:00

3 lines
76 B
Text

read_verilog bug3670.v
read_techlib -lib -specify +/xilinx/cells_sim.v
abc9