mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity
yosys/tests/liberty/busdef.lib.verilogsim.ok
Martin Povišer c35f5e379c Extend liberty tests
2024-08-13 18:47:36 +02:00

3 lines
42 B
Text
Raw Permalink Blame History

module SRAM (CE1);
input CE1;
endmodule
View git blame Copy permalink