mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-10 19:51:27 +00:00
The code in memory_libmap expects `clk_en` to be initialized for all `PortVariant`s but the parsing in memlib.cc didn't initialize it for variants of kind `PortKind::Ar` (async read ports). While this fixes the immediate CI failure, it would be best to refactor the code so it becomes obvious if something isn't initialized. |
||
---|---|---|
.. | ||
Makefile.inc | ||
memlib.cc | ||
memlib.h | ||
memlib.md | ||
memory.cc | ||
memory_bmux2rom.cc | ||
memory_bram.cc | ||
memory_collect.cc | ||
memory_dff.cc | ||
memory_libmap.cc | ||
memory_map.cc | ||
memory_memx.cc | ||
memory_narrow.cc | ||
memory_nordff.cc | ||
memory_share.cc | ||
memory_unpack.cc |