3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-07 06:38:26 +00:00
yosys/techlibs/gowin
2025-10-16 11:09:28 +01:00
..
arith_map.v gowin: Fix X output of $alu techmap 2023-05-01 17:56:41 +02:00
brams.txt gowin: Change BYTE ENABLE handling. 2024-01-27 17:19:49 +10:00
brams_map.v gowin: Fix SDP write enable port. 2024-01-30 17:06:59 +10:00
brams_map_gw5a.v Gowin. Reduce the range of flip-flop types. 2025-10-11 21:12:35 +10:00
cells_map.v
cells_sim.v Gowin. Renaming inputs of the DCS primitive. 2025-09-20 16:22:23 +01:00
cells_xtra.py Gowin. Renaming inputs of the DCS primitive. 2025-09-20 16:22:23 +01:00
cells_xtra_gw1n.v Gowin. Renaming inputs of the DCS primitive. 2025-09-20 16:22:23 +01:00
cells_xtra_gw2a.v Gowin. Renaming inputs of the DCS primitive. 2025-09-20 16:22:23 +01:00
cells_xtra_gw5a.v Gowin. Renaming inputs of the DCS primitive. 2025-09-20 16:22:23 +01:00
lutrams.txt
lutrams_map.v
Makefile.inc Gowin. Reduce the range of flip-flop types. 2025-10-11 21:12:35 +10:00
synth_gowin.cc synth_gowin: fix help hint style 2025-10-16 11:09:28 +01:00