mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 11:42:30 +00:00
50 lines
1.7 KiB
Text
50 lines
1.7 KiB
Text
read_verilog ../common/adffs.v
|
|
design -save read
|
|
|
|
hierarchy -top adff
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd adff # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 1 t:FDCE
|
|
|
|
select -assert-none t:BUFG t:FDCE %% t:* %D
|
|
|
|
|
|
design -load read
|
|
hierarchy -top adffn
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd adffn # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 1 t:FDCE
|
|
select -assert-count 1 t:INV
|
|
|
|
select -assert-none t:BUFG t:FDCE t:INV %% t:* %D
|
|
|
|
|
|
design -load read
|
|
hierarchy -top dffs
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dffs # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 1 t:FDSE
|
|
|
|
select -assert-none t:BUFG t:FDSE %% t:* %D
|
|
|
|
|
|
design -load read
|
|
hierarchy -top ndffnr
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd ndffnr # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 1 t:FDRE_1
|
|
select -assert-count 1 t:INV
|
|
|
|
select -assert-none t:BUFG t:FDRE_1 t:INV %% t:* %D
|