mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 17:15:33 +00:00
5ea2c6e6e5
Co-authored-by: Miodrag Milanovic <mmicko@gmail.com> Co-authored-by: Roland Coeurjoly <rolandcoeurjoly@gmail.com>
2 lines
No EOL
74 B
Text
2 lines
No EOL
74 B
Text
read_verilog simple_assign.v
|
|
sim -r simple_assign.vcd -scope simple_assign |