mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-22 08:35:32 +00:00
a9c8ca21d5
- preserve signedness of struct members - fix initial width detection of struct members (e.g., in case expressions)
4 lines
101 B
Text
4 lines
101 B
Text
read_verilog -formal -sv struct_access.sv
|
|
proc
|
|
opt -full
|
|
sat -verify -seq 1 -prove-asserts -show-all
|