mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-22 08:35:32 +00:00
68c67c40ec
* Add support for accessing whole struct * Update tests Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
5 lines
97 B
Text
5 lines
97 B
Text
read_verilog -sv struct_access.sv
|
|
hierarchy
|
|
proc
|
|
opt
|
|
sat -verify -seq 1 -prove-asserts -show-all
|