3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 23:56:38 +00:00
yosys/techlibs/quicklogic/common
2023-11-27 08:37:33 +01:00
..
cells_sim.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-11-27 08:37:33 +01:00