yosys/tests/lut/map_and.v at jix/prerelease-2025-02-12 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 16:45:32 +00:00

whitequark 9ef078848a gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.

2018-12-05 17:13:27 +00:00

5 lines

77 B

Verilog

Raw Permalink Blame History

 module top(...);
     input a, b;
     output y;
     assign y = a&b;
 endmodule