mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-30 19:22:31 +00:00
Code Activity
yosys/backends
History
Exact
Jannis Harder 79e05a195d verilog: Bufnorm cell backend and frontend support 
This makes the Verilog backend handle the $connect and $input_port
cells. This represents the undirected $connect cell using the `tran`
primitive, so we also extend the frontend to support this.
2025-09-17 14:01:09 +02:00
..
aiger Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
aiger2 write_aiger2: Ignore the $input_port cell during indexing. 2025-09-17 13:56:46 +02:00
blif Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
btor Update backends to avoid bits() 2025-09-16 03:17:23 +00:00
cxxrtl Remove .c_str() from log_cmd_error() and log_file_error() parameters 2025-09-16 22:59:08 +00:00
edif Remove unnecessary .c_str() in EDIF_ macros 2025-09-16 23:14:11 +00:00
firrtl Remove .c_str() calls from parameters to log_warning()/log_warning_noprefix() 2025-09-16 23:02:16 +00:00
functional Update backends to avoid bits() 2025-09-16 03:17:23 +00:00
intersynth Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
jny Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
json Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
rtlil Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
simplec Update backends to avoid bits() 2025-09-16 03:17:23 +00:00
smt2 Update backends to avoid bits() 2025-09-16 03:17:23 +00:00
smv Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
spice Remove .c_str() calls from log()/log_error() 2025-09-11 20:59:37 +00:00
table Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
verilog verilog: Bufnorm cell backend and frontend support 2025-09-17 14:01:09 +02:00