3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-13 06:30:56 +00:00
yosys/tests/verilog/.gitignore

6 lines
98 B
Text

/const_arst.v
/const_sr.v
/doubleslash.v
/roundtrip_proc_1.v
/roundtrip_proc_2.v
/assign_to_reg.v