mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 13:29:12 +00:00
7b350cacd4
This supports several older families that are not yet supported for actual logic synthesis — the intention is to add them soon.
14 lines
266 B
Verilog
14 lines
266 B
Verilog
module \$__MUL18X18 (input [17:0] A, input [17:0] B, output [35:0] Y);
|
|
parameter A_SIGNED = 0;
|
|
parameter B_SIGNED = 0;
|
|
parameter A_WIDTH = 0;
|
|
parameter B_WIDTH = 0;
|
|
parameter Y_WIDTH = 0;
|
|
|
|
MULT18X18 _TECHMAP_REPLACE_ (
|
|
.A(A),
|
|
.B(B),
|
|
.P(Y)
|
|
);
|
|
endmodule
|
|
|