mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
16 lines
504 B
Text
16 lines
504 B
Text
read_verilog <<EOT
|
|
module top(input a, b, output [5:0] y);
|
|
and (y[0], a, b);
|
|
nand (y[1], a, b);
|
|
or (y[2], a, b);
|
|
nor (y[3], a, b);
|
|
xor (y[4], a, b);
|
|
xnor (y[5], a, b);
|
|
endmodule
|
|
EOT
|
|
select -assert-count 1 t:$and a:src=<<EOT:2.4-2.17 %i
|
|
select -assert-count 1 t:$and a:src=<<EOT:3.5-3.18 %i
|
|
select -assert-count 1 t:$or a:src=<<EOT:4.3-4.16 %i
|
|
select -assert-count 1 t:$or a:src=<<EOT:5.4-5.17 %i
|
|
select -assert-count 1 t:$xor a:src=<<EOT:6.4-6.17 %i
|
|
select -assert-count 1 t:$xor a:src=<<EOT:7.5-7.18 %i
|