mirror of
https://github.com/YosysHQ/yosys
synced 2026-01-19 00:38:59 +00:00
17 lines
243 B
Text
17 lines
243 B
Text
read_rtlil <<EOT
|
|
module \top
|
|
wire width 1 input 1 \a
|
|
wire width 1 output 2 \y
|
|
connect \y \a
|
|
end
|
|
EOT
|
|
|
|
design -save golden
|
|
design_equal golden
|
|
|
|
design -save copy
|
|
design_equal copy
|
|
|
|
design -load golden
|
|
design_equal golden
|
|
design_equal copy
|