mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-10 17:25:49 +00:00
Code Activity
yosys/backends/rtlil
History
Exact
Emil J. Tywoniak ab112b9b6b rtlil: enable single-bit vector wires
2025-05-06 12:50:44 +02:00
..
Makefile.inc Replace "ILANG" with "RTLIL" everywhere. 2020-08-26 17:29:32 +00:00
rtlil_backend.cc rtlil: enable single-bit vector wires 2025-05-06 12:50:44 +02:00
rtlil_backend.h Adjust buf-normalized mode 2024-09-17 10:46:20 +02:00