3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-02 08:10:46 +00:00
yosys/tests/arch/ice40
2024-12-13 10:24:47 +01:00
..
.gitignore
add_sub.ys ice40, ecp5, gowin: enable ABC9 by default 2023-11-13 15:28:13 +00:00
adffs.ys
bug1597.ys
bug1598.ys
bug1626.ys Remove references to ilang 2024-11-05 12:36:31 +13:00
bug1644.il.gz
bug1644.ys Remove references to ilang 2024-11-05 12:36:31 +13:00
bug2061.ys
counter.ys
dffs.ys Share common tests 2019-10-18 12:19:59 +02:00
dpram.v
dpram.ys
fsm.ys
ice40_dsp.ys test: ice40_dsp test to read +/ice40/cells_sim.v for default params 2020-04-22 16:35:35 -07:00
ice40_opt.ys
ice40_wrapcarry.ys
latches.ys
logic.ys
macc.v
macc.ys
memories.ys
mul.ys
mux.ys ice40, ecp5, gowin: enable ABC9 by default 2023-11-13 15:28:13 +00:00
rom.v
rom.ys Update tests 2023-06-09 14:41:45 +02:00
run-test.sh test: restore verific handling, nicer naming 2024-12-13 10:24:47 +01:00
shifter.ys
spram.v Tests for ram_style = "huge" 2023-02-21 05:23:15 +13:00
spram.ys Tests for ram_style = "huge" 2023-02-21 05:23:15 +13:00
tribuf.ys