yosys/tests/memfile/.gitignore at emil/codeowners-verilog-ast - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 04:27:53 +00:00

Rodrigo Alejandro Melo 43396fae2c Added a test for the Memory Content File inclusion using $readmemb

Signed-off-by: Rodrigo Alejandro Melo <rodrigomelo9@gmail.com>

2020-02-01 17:41:10 -03:00

1 line

6 B

Text

Raw Permalink Blame History

temp*