yosys/libs/subcircuit/.gitignore at emil/codeowners-verilog-ast - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-28 10:19:26 +00:00

Clifford Wolf 84cdfa55fc Added frequent subcircuit miner to subcircuit library

2013-03-02 13:53:59 +01:00

2 lines

13 B

Text

Raw Permalink Blame History

	`demo`
	`scshell`