mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-22 16:45:32 +00:00
5 lines
102 B
Verilog
5 lines
102 B
Verilog
module test (A, B, X, Y);
|
|
input [7:0] A, B;
|
|
output [7:0] X = A + B;
|
|
output [7:0] Y = A + A;
|
|
endmodule
|