mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 07:36:39 +00:00
Code Activity
yosys/frontends/verilog
History
Eddie Hung 5084fa9d8a Revert "verilog: specify polarity to be separate token" 
This reverts commit 2122e0d053de659d5264500dc18965ba10013590.
2020-05-05 07:51:22 -07:00
..
.gitignore Add "make coverage" 2018-08-27 14:22:21 +02:00
const2ast.cc Replacing log_error for log_file_error due consistency 2020-03-31 12:01:29 -06:00
Makefile.inc Add one mode dependency 2020-03-19 16:53:40 +01:00
preproc.cc Add support for SystemVerilog-style `define to Verilog frontend 2020-03-27 16:08:26 +00:00
preproc.h Add support for SystemVerilog-style `define to Verilog frontend 2020-03-27 16:08:26 +00:00
verilog_frontend.cc Merge pull request #1811 from PeterCrozier/typedef_scope 2020-03-30 13:55:39 +02:00
verilog_frontend.h Merge pull request #1811 from PeterCrozier/typedef_scope 2020-03-30 13:55:39 +02:00
verilog_lexer.l Revert "verilog: specify polarity to be separate token" 2020-05-05 07:51:22 -07:00
verilog_parser.y Revert "verilog: specify polarity to be separate token" 2020-05-05 07:51:22 -07:00