3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
yosys/backends
Krystine Sherwin d62a110dc8
register.h: Add internal_flag to Pass
Update experimental pass warnings to use a shared function.  Reduces repetition, and also allows all of the warning flags to be combined (which at present is just experimental and the new internal).
Update `test_*` passes to call `internal()` in their constructors.
2025-07-21 10:35:19 +12:00
..
aiger Merge pull request #5109 from YosysHQ/emil/aiger-map-fix-outputs 2025-06-02 15:07:19 +02:00
aiger2 abc_new: Fix PI confusion in whitebox model export 2024-12-10 14:27:29 +01:00
blif driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
btor driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
cxxrtl cxxrtl: Add debug items for state with private names 2025-05-26 16:58:13 +02:00
edif driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
firrtl write_firrtl: clear used names cache each pass 2025-07-15 14:14:07 +01:00
functional register.h: Add internal_flag to Pass 2025-07-21 10:35:19 +12:00
intersynth rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
jny driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
json driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
rtlil driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
simplec rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
smt2 driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
smv driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
spice driver: allow --no-version still write things like Generated by Yosys 2025-05-07 11:34:23 +02:00
table Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
verilog rename: add -unescape 2025-06-24 12:33:33 +02:00