3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 23:56:38 +00:00
yosys/tests/verilog/doubleslash.ys
Thomas Sailer 4cd2f03e36 preprocessor: do not destroy double slash escaped identifiers
The preprocessor currently destroys double slash containing escaped
identifiers (for example \a//b ). This is due to next_token trying to
convert single line comments (//) into /* */ comments. This then leads
to an unintuitive error message like this:
ERROR: syntax error, unexpected '*'

This patch fixes the error by recognizing escaped identifiers and
returning them as single token. It also adds a testcase.
2021-12-15 18:06:02 -07:00

20 lines
254 B
Plaintext

read_verilog -sv <<EOT
module doubleslash
(input logic a,
input logic b,
output logic z);
logic \a//b ;
assign \a//b = a & b;
assign z = ~\a//b ;
endmodule : doubleslash
EOT
hierarchy
proc
opt -full
write_verilog doubleslash.v